Makefiles explained Parallel Programming, SoSe 2009

SoSe 2009

30. April 2009

Agenda

- recap: compiling and linking multiple source files
- using make
- writing a small Makefile
- variables
- dependencies
- parallel builds

Recapitulation: Compiling and linking

- a program is usually split up in several '.c-files'
- these are compiled to object-files
- object-files are linked together to form an executable
- changes in one source-file may affect several object files

The simple approach

• the simplest way is calling gcc like:

```
gcc *.c -o myprogram
```

- it may work for very simple projects
- this approach does not scale well
- you cannot exclude specific files from being linked

The magic of make

- let's say you have a file 'foo.c'
- type: make foo
- Make will compile it into a binary 'foo'
- great! But gcc foo.c -o foo is easy.

More source files

foo.c

```
1 #include <stdio.h>
2 #include "bar.h"
3 
4 int main(int argc, char**argv){
5     hello();
6     return 0;
7 }
```

bar.h

```
1 void hello();
```

bar.c

```
#include <stdio.h>

void hello(){
    printf("Helloworld.\n");
}
```

Defining dependencies

- the benefit of Make comes in defining dependencies
- several .c-files generating several .o-files
- a first simple 'Makefile' to compile foo.c and bar.c into 'program':

```
program: foo.o bar.o
$(CC) foo.o bar.o —o program
```

The output of 'make' reads:

```
$ make
cc     -c -o foo.o foo.c
cc     -c -o bar.o bar.c
cc foo.o bar.o -o program
```

But how does make know what to do?

Defining dependencies

- program: foo.o bar.o defines a dependency
- one of the c-files changes ⇒ make recompiles and relinks
- but we still have to write a lot manually :(
- foo.o, bar.o and even program are written out twice :(
- let's do a better Makefile

Defining dependencies

```
# my source and object files:
  SOURCES := foo.c bar.c
4
5
   OBJS := $(patsubst %.c, %.o, $(SOURCES))
   # default compiler-flags:
   CFLAGS=-g -Wall
8
   # mark targets as "virtual"
10
   PHONY: all
11
12
  # all 'calls' program
13
   all:
           program
14
15
  # define the target 'program'
16
  program: $(OBJS)
17
           $(CC) $(CFLAGS) $(OBJS) -o $@
18
19 # make a clean working dir
20
   .PHONY: clean
21
   clean:
22
           rm - f (OBJS) program
```

Some notes

- a line like 'program:' defines a target
- a target usually generates a file with the target's name
- other targets need to be defined as 'PHONY', to prevent conflicts with files
- if there is no rule for the a target to create .o files, Make has an implicit rule
- all shell-commands need to be indented using a TAB (not spaces)

Linking against system libs

```
SOURCES := foo.c bar.c
 2
3
   OBJS := $(patsubst %.c, %.o, $(SOURCES))
   #generate a list of libs
  LDFLAGS = -Im - Ipthread - Igthread
   LDFLAGS += 'gtk-config --cflags' 'gtk-config --libs'
8
   CFLAGS=-g -Wall
10
   .PHONY: all
11
12
   all: program
13
14
  # define the target 'program'
15
   program: $(OBJS)
16
           $(CC) $(CFLAGS) −o $@ $(OBJS) $(LDFLAGS)
17
18
   clean:
19
           rm - f (OBJS) program
```

Some notes on variables

- GNU-make knows two types of Variables
- recursively expanded variables (=):
- evaluated on each occurence
- can include references to other variables
- simply expanded variables (:=):
- evaluated once when defined

see: http://www.gnu.org/software/automake/manual/make/
Flavors.html

More complex dependencies

- what if there are more #include-statements?
- what about #ifdef-protected #includes?
- do I have to specify them all?
- NO! use makedepend:

The makedepend program reads each sourcefile in sequence and parses it like a C-preprocessor, processing all #include, #define, #undef, #ifdef, #ifndef, #endif, #if, #elif and #else directives so that it can correctly tell which #include, directives would be used in a compilation. Any #include, directives can reference files having other #include directives, and parsing will occur in these files as well.

Linking against system libs

```
SOURCES := foo.c bar.c
   OBJS := $(patsubst %.c, %.o, $(SOURCES))
   #generate a list of libs
 5 \mid LDFLAGS = -Im - Ipthread - Igthread
  LDFLAGS += 'gtk-config --cflags' 'gtk-config --libs'
8
9
   CFLAGS=-g -Wall
10
   PHONY: all
11
12
   all: program
13
14
  program: $(OBJS)
15
           $(CC) $(CFLAGS) −o $0 $(OBJS) $(LDFLAGS)
16
17
   #calculate dependencies:
18
   depend:
19
           makedepend — $(CFLAGS) — $(SOURCES)
20
21
   clean:
22
           rm - f (OBJS) program
```

predefined variables

make knows some Variables:

```
# common variables like
   CFLAGS= ...
   LDFLAGS= ...
4
5
6
7
8
9
   program: $(OBJS)
           $(CC) $^ -o $@
   # $0 - the name of the target
   # $^ - the names of all prerequisites
   # $< - The name of the first prerequisite
12
   # RM - the rm-command
   # CC - C-Compiler
15
```

see info make;)

parallel make

- GNU-make can be used to do parallel builds
- all dependencies must be properly defined
- use make -j <num> to execute make
- num specifies the number of parallel processes

more info

a german tutorial:

http://www.ijon.de/comp/tutorials/makefile.html documentation:

http://www.gnu.org/software/automake/manual/make/index.html#Top